@string(IEEESoftEng=    "IEEE Transactions on Software Engineering")
@string{TOPLAS= "ACM Transactions on Programming Languages and Systems"}
@string{Surveys="ACM Computing Surveys"}
@string{PODC= "Proc.\ of ACM Symposium on Principles of Distributed Computing"}
@string{CACM= "Communications of the ACM"}
@string{JACM= "Journal of the ACM"}
@string{IEEE= "Proceedings of the IEEE"}
@string{JSS= "Journal of Systems Software"}
@string{RTS= "Journal of Real-Time Systems"}
@string{SEJ= "Software Engineering Journal"}
@string{RTSS= "Proc.\ of IEEE Real-Time Systems Symposium"}
@string{RTCSA= "Proc.\ of Real-time and Embedded Computing Systems and Applications Conference"}
@string{RTAS= "Proc.\ of IEEE Real-Time and Embedded Technology and Applications Symposium"}
@string{ECRTS= "Proc.\ of Euromicro Conference on Real-Time Systems"}
@string{EURO= "Proc.\ of Euromicro Workshop on Real-Time Systems"}
@string{ICALP= "Proc.\ of Int. Conf. on Automata, Languages and Programming"}
@string{TSE= "IEEE Transactions on Software Engineering"}
@string{POPL87= "Proc. $14^{th}$ ACM Symposium on Principles of Programming
         Languages"}
@string{ACMPOPL= "Proc.\ of ACM Principles of Programming Languages"}
@string{FCS= "Proc. of Foundations of Computer Science"}
@string{TOC= "IEEE Transactions on Computers"}
@string{TCS= "Theoretical Computer Science"}
@string{IP= "Information Processing"}
@string{PennCIS="Dept. of Computer and Information Science,
         University of Pennsylvania"}
@string{UofMassA="Department of Computer and Information Science,
         University of Massachusetts, Amherst"}

@string{LICS="Proc.\ of IEEE Symposium on Logic in Computer Science"}
@string{JRTS= "Real-Time Systems:  The Interanational Journal of Time
        Critical Computing Systems"}
@string{NAPAW="Proc.\ of the North American Process Algebra Workshop"}
@string{PODC="Proceedings of the ACM symposium on Principles of distributed computing"}
@string{iwwc = ieee#" Annual Workshop on Workload Characterization"}
@string{proc = "Proc.\ of the "}
@string{iwwc01 = proc#"4th "#iwwc}
@string{emsoft = "International Conference on Embedded Software"}
@string{emsoft07 = proc#"7th "#emsoft}
@string{eurosys = "EuroSys Conference"}
@string{eurosys09 = proc#"4th "#eurosys}
@string{DATE= "Proc.\ of Design, Automation and Test in Europe Conference"}
@string{CODES="Proc.\ of IEEE/ACM/IFIP Conference on Hardware/Software codesign and system synthesis"}  



@article{SRL90,
 author = {L. Sha and R. Rajkumar and J. P. Lehoczky},
 title = {Priority Inheritance Protocols: An Approach to Real-Time Synchronization},
 journal = TOC,
 volume = {39},
 number = {9},
 year = {1990},
 pages = {1175--1185}
}

@article{Baker91,
 author = {T. P. Baker},
 title = {Stack-based scheduling for realtime processes},
 journal = RTS,
 volume = {3},
 number = {1},
 year = {1991},
 pages = {67--99}
}

@INPROCEEDINGS{RSL88,
title={Real-Time Synchronization Protocols for Multiprocessors},
author={R. Rajkumar and L. Sha and J. P. Lehoczky},
booktitle=RTSS,
year={1988},
pages={259--269}
}

@INPROCEEDINGS{Raj90:ICDCS90,
  title={Real-time synchronization protocols for shared memory multiprocessors},
  author={R. Rajkumar},
  booktitle={10th International Conference on Distributed Computing Systems},
  year={1990},
  pages={116-123}
}

@book{Rajkumar91,
 author = {R. Rajkumar},
 title = {Synchronization in Real-Time Systems: A Priority Inheritance Approach},
 year = {1991},
 publisher = {Kluwer Academic Publishers}
}

@techreport{ChTr94,
 author = {C.-M. Chen and S. K. Tripathi},
 title = {Multiprocessor priority ceiling based protocols},
 year = {1994},
 source = {University of Maryland, Institute for Advanced Computer Studies, Report No. UMIACS-TR-94-42},
 publisher = {University of Maryland at College Park}
}

@article{LDG04,
 author = {J. M. L\'{o}pez and J. L. D\'{\i}az and F. D. Garc\'{\i}a},
 title = {Utilization Bounds for {EDF} Scheduling on Real-Time Multiprocessor Systems},
 journal = RTS,
 volume = {28},
 number = {1},
 year = {2004},
 pages = {39--68}
}

@inproceedings{GNL03,
 author = {P. Gai and M. Di Natale and G. Lipari and A. Ferrari and C. Gabellini and P. Marceca},
 title = {A comparison of MPCP and MSRP when sharing resources in the Janus multiple-processor on a chip platform},
 booktitle = RTAS,
 year = {2003},
 pages = {189}
}

@inproceedings{GLN01,
 author = {P. Gai and G. Lipari and M. Di Natale},
 title = {Minimizing Memory Utilization of Real-Time Task Sets in Single and Multi-Processor Systems-on-a-Chip},
 booktitle = RTSS,
 year = {2001},
 pages = {73}
}

@inproceedings{DLA06,
 author = {U. C. Devi and H. Leontyev and J. H. Anderson},
 title = {Efficient Synchronization under Global {EDF} Scheduling on Multiprocessors},
 booktitle = ECRTS,
 year = {2006},
 pages = {75--84}
}

@inproceedings{HoAn02,
 author = {P. Holman and J. H. Anderson},
 title = {Locking in Pfair-Scheduled Multiprocessor Systems},
 booktitle = RTSS,
 year = {2002},
 pages = {149}
}

@inproceedings{BLB07,
 author = {A. Block and H. Leontyev and B. B. Brandenburg and J. H. Anderson},
 title = {A Flexible Real-Time Locking Protocol for Multiprocessors},
 booktitle = RTCSA,
 year = {2007},
 pages = {47--56}
}

@inproceedings{TsZh99,
 author = {P. Tsigas and Y. Zhang},
 title = {Non-Blocking Data Sharing in Multiprocessor Real-Time Systems},
 booktitle = RTCSA,
 year = {1999},
 pages = {247}
}

@inproceedings{ARJ97a,
 author = {J. H. Anderson and S. Ramamurthy and R. Jain},
 title = {Implementing wait-free objects on priority-based systems},
 booktitle = PODC,
 year = {1997},
 pages = {229--238}
}

@article{ARJ97,
 author = {J. H. Anderson and S. Ramamurthy and K. Jeffay},
 title = {Real-Time Computing with Lock-Free Shared Objects},
 journal = TCS,
 volume = {15},
 number = {2},
 year = {1997},
 pages = {134--165}
}


@article{Dij68,
 author = {E. W. Dijkstra},
 title = {Co-operating sequential processes},
 journal = {Programming Languages},
 year = {1968},
 publisher = {Academic Press, N.Y.},
 pages = {43--112}
}

@article{Mau93,
 author = {M. Herlihy},
 title = {A methodology for implementing highly concurrent data objects},
 journal = {ACM Transactions on Programming Languages and Systems},
 volume = {15},
 number = {5},
 year = {1993},
 pages = {745--770}
}

@PHDTHESIS{Mok83,
author = "A.K. Mok",
title  = "Fundamental Design Problems of Distributed Systems for the Hard-Real-Time Environment",
school = "PhD Thesis, Department of Computer Science, Massachusetts Institute of Technology (MIT)",
year=1983
}

@article{BCP96,
author = {S. Baruah and N. K. Cohen and C. G. Plaxton and D. A. Varvel},
title  = {Proportionate Progress: a Notion of Fairness in Resource Allocation},
journal = {Algorithmica},
volume = 15,
number = 6,
year = 1996,
pages = " 600-625"
}

@inproceedings{BSN07,
author = {M. Behnam and I. Shin and T. Nolte and M. Nolin},
title = {{SIRAP}: A synchronization protocol for hierarchical resource sharing in real-time open systems},
booktitle = EMSOFT,
pages = {279--288},
year = {2007}
}

@article{Leung82,
author = {J.Y.T. Leung and J. Whitehead},
title  = {On the complexity of fixed-priority scheduling of periodic, real-time tasks},
journal = {Performance Evaluation},
volume = 2,
number = 4,
year = 1982,
pages = "237-250"
}

@inproceedings{Andersson01static-priorityscheduling,
    author = {B. Andersson and S. Baruah and J. Jonsson},
    title = {Static-Priority Scheduling on Multiprocessors},
    booktitle = {Proc. 22nd IEEE Real-Time Systems Symposium},
    year = {2001},
    pages = {193--202},
    publisher = {Society Press}
}

@article{Lundberg07:JRTS07,
 author = {L. Lundberg and H. Lennerstad},
 title = {Guaranteeing Response Times for Aperiodic Tasks in Global Multiprocessor Scheduling},
 journal = {Real-Time Syst.},
 volume = {35},
 number = {2},
 year = {2007},
 issn = {0922-6443},
 pages = {135--151},
 doi = {http://dx.doi.org/10.1007/s11241-006-9005-y},
 publisher = {Kluwer Academic Publishers},
 address = {Norwell, MA, USA},
 }

@inproceedings{Bertogna07:RTSS07,
    author = {M. Bertogna and M. Cirinei},
    title = {Response-Time Analysis for Globally Scheduled Symmetric Multiprocessor Platforms},
    booktitle = {Proc. 22nd IEEE Real-Time Systems Symposium},
    year = {2007},
    pages = {149--160},
    publisher = {Society Press}
}

@article{Herlihy90,
 author = {M. Herlihy and J. Wing},
 title = {Linearizability: a correctness condition for concurrent objects},
 journal = {ACM Transactions on Programming Languages and Systems},
 volume = {12},
 number = {3},
 year = {1990},
 pages = {463--492}
}

@inproceedings{SAW08,
    author = {Liesbeth Steffens and Manvi Agarwal and Pieter van der Wolf},
    title = {Real-Time Analysis for Memory Access in Media Processing
{SoC}s: A Practical Approach},
    booktitle = ECRTS,
    year = {2008},
    pages = {255--265}
}

@inproceedings{RaMu06,
    author = {Harini Ramaprasad and Frank Mueller},
    title = {Bounding Preemption Delay within Data Cache Reference
Patterns for Real-Time Tasks},
    booktitle = RTAS,
    year = {2006},
    pages = {71--80}
}

@inproceedings{MuMo07,
    author = {Onur Mutlu and Thomas Moscibroda},
    title = {Stall-Time Fair Memory Access Scheduling for Chip
Multiprocessors},
    booktitle = {Proc.\ of IEEE/ACM International Symposium on Microarchitecture},
    year = {2007},
    pages = {146--160}
}

@inproceedings{Bar98a,
 author = {Baruah, S. K.},
 title = {A General Model for Recurring Real-Time Tasks},
 booktitle = {Proceedings of the IEEE Real-Time Systems Symposium},
 year = {1998},
 pages = {114--122},
} 


@inproceedings{Bar98b,
    author = {Sanjoy K. Baruah},
    title = {Feasibility Analysis of Recurring Branching Tasks},
    booktitle = ECRTS,
    year = {1998},
    pages = {138-145}
}

@inproceedings{LSP08,
    author = {Martin P. Lawitzky and David C. Snowdon and Stefan M. Petters},
    title = {Integrating Real Time and Power Management in a Real
System},
    booktitle = {Workshop on Operating Systems Platforms for Embedded Real-Time Applications},
    year = {2008},
}

@inproceedings{SSP09,
    author = {David C. Snowdon and Etienne Le Sueur and Stefan M. Petters and Gernot Heiser},
    title = {Koala: A Platform for OS-level Power Management},
    booktitle = {Proc.\ of European Conference on Computer Systems},
    year = {2009},
    pages = {289-302}
}


@inproceedings{SPH07,
    author = {David C. Snowdon and Stefan M. Petters and Gernot Heiser},
    title = {Accurate On-line Prediction of Processor and Memory Energy usage Under Voltage Scaling},
    booktitle = {Proc.\ of International Conference on Embedded Software},
    year = {2007},
    pages = {84-93}
}

@article{WWP09,
  author = {Samuel Williams and Andrew Waterman and David Patterson},
  title = {Roofline: an insightful visual performance model for multicore architectures},
  journal = {Communications of the ACM},
  volume = {52},
  number = {4},
  year = {2009},
  pages = {65--76}
}

@inproceedings{BOR07,
    author = {Shekhar Borkar},
    title = {Thousand Core Chips: A Technology Perspective},
    booktitle = {DAC},
    year = {2007},
    pages = {746-749}
}

@inproceedings{Bosschere_at_al,
    author = {Koen De Bosschere and Wayne Luk and Xavier Martorell and Nacho Navarro and Mike O�Boyle and Dionisios Pnevmatikatos and Alex Ramirez and Pascal Sainrat and Andr{\'{e}} Seznec and Per Stenstr{\"{o}}m and Olivier Temam},
    title = {Challenge 2.2 in High-Performance Embedded Architecture and Compilation Roadmap},
    booktitle = {Transactions on HiPEAC},
    year = {2007},
    pages = {5-29}
}

@inproceedings{andersson04_rtcsa04,
 author = {Bj{\"{o}}rn Andersson},
 title = {The utilization bound of non-preemptive multiprocessor scheduling is asymptotically 50\%},
 booktitle = RTCSA,
 year = {2004},
 pages = {47--56}
}

@techreport{george96_tr96,
 author = {George Laurent and Nicolas Rivierre and Marco Spuri},
 title = {Preemptive and Non-Preemptive Real-Time UniProcessor Scheduling},
 booktitle = {INRIA Technical Report RR-2966},
 institution = {INRIA},
 year = {1996}
}

@inproceedings{lundqvist99_rtss99,
 author = {Thomas Lundqvist and Per Stenstr{\"{o}}m},
 title = {Timing Anomalies in Dynamically Scheduled Microprocessors},
 booktitle = RTSS,
 year = {1999},
 pages = {12--21}
}

@ARTICLE{ABR93,
    author = {N. Audsley and A. Burns and M. Richardson and K. Tindell and A. J. Wellings},
    title = {Applying New Scheduling Theory to Static Priority Pre-emptive Scheduling},
    journal = {Software Engineering Journal},
    year = {1993},
    volume = {8},
    pages = {284--292}
}

@article{DBB07,
 author = {Robert I. Davis and Alan Burns and Reinder J. Bril and Johan J. Lukkien},
 title = {Controller Area Network ({CAN}) Schedulability Analysis: Refuted, Revisited and Revised},
 journal = RTS,
 volume = {35},
 number = {3},
 year = {2007},
 pages = {239--272}
}

@inproceedings{Rosen07_rtss07,
 author = {Ros{\'{e}}n~{\it{et al.}}, Jakob},
 title = {Bus Access Optimization for Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip},
 booktitle = {Proc. RTSS},
 year = {2007},
 OPTpages = {49--60}
}

@inproceedings{Guthaus_REAMB_01,
    Author = {Mathhew R Guthaus and Jeffrey S. Reingenberg and Dan Ernst
	and Todd M. Austing and Trevor Mudge and Richard B Brown},
	Booktitle = iwwc01,
    Month = dec,
    Title = {MiBench: A free, commercially
			representative embedded benchmark suite},
    Year = 2001}

@InProceedings{Snowdon_PH_07,
  author =       {David C. Snowdon and Stefan M. Petters and Gernot Heiser},
  title =        {Accurate On-line Prediction of Processor and Memory
                  Energy Usage Under Voltage Scaling},
  booktitle =    emsoft07,
  Pages =        {84--93},
  year =         2007,
  address =      {Salzburg, Austria},
  month =        oct
}


@InProceedings{Snowdon_LPH_09,
  author = 	 {David C. Snowdon and Le Sueur, Etienne and Stefan M. Petters and Gernot Heiser},
  title = 	 {Koala: A platform for {OS}-level power management},
  booktitle =	 eurosys09,
  year =	 2009,
  address =	 {Nuremberg, Germany},
  month =	 apr
}

@inproceedings{EdLe07,
 author = {Stephen A. Edwards and Edward A. Lee},
 title = {The case for the precision timed {(PRET)} machine},
 booktitle = DATE,
 year = {2007},
 pages = {264--265}
}


@INPROCEEDINGS{Sch03,
title={Impact of {PCI} bus load on applications in a PC architecture},
author={S. Schonberg},
booktitle=RTSS,
year={2003},
pages={ 430--439}
}

@inproceedings{PeCa07,
 author = {R. Pellizzoni and M. Caccamo},
 title = {Toward the Predictable Integration of Real-Time {COTS} Based Systems},
 booktitle = RTSS,
 year = {2007},
 pages = {73--82}
}

@InProceedings{PSC10,
  author = 	 {Rodolfo Pellizzoni and Andreas Schranzhofer and Jian-Jia Chen and Marco Caccamo and Lothar Thiele},
  title = 	 {Memory Interference Delay Estimation for Multicore Systems},
  booktitle =	 DATE,
  year =	 2010
}

@inproceedings{SNN08,
 author = {Schliecker~{\it{et al.}}, Simon}, 
 title = {Reliable performance analysis of a multicore multithreaded system-on-chip},
 booktitle = {Proc. CODES+ISSS},
 year = {2008},
 OPTpages = {161--166}
}

@inproceedings{Puaut07,
 author = {I. Puaut and C. Pais},
 title = {Scratchpad memories vs locked caches in hard real-time systems: a quantitative comparison},
 booktitle = DATE,
 year = {2007},
 pages = {1484--1489}
}

@inproceedings{Schoeberl09,
 author = {M. Schoeberl and P. Puschner},
 title = {Is chip-multiprocessing the end of real-time scheduling?},
 booktitle =  {Proceedings of the 9th International Workshop on Worst-Case Execution Time (WCET) Analysis},
 year = {2009}
}

@inproceedings{Lickly08,
 author = {B. Lickly and I. Liu and S. Kim and H. D. Patel and St. A. Edwards and E. A. Lee},
 title = {Predictable Programming on a Precision Timed Architecture},
 booktitle =  {Proceedings of International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES)},
 year = {2008}
}

@inproceedings{Li09:RTSS09,
 author = {Y. Li and V. Suhendra and Y. Liang and T. Mitra and A. Roychoudhury},
 title = {Timing Analysis of Concurrent Programs Running on Shared Cache Multi-Cores},
 booktitle =  RTSS,
 year = {2009}
}

@inproceedings{Rogers09_isca09,
 author = {B. M. Rogers and A. Krishna and G. B. Bell and K. Vu and X. Jiang and Y. Solihin},
 title = {Scaling the Bandwidth Wall: Challenges in and Avenues for {CMP} Scaling},
 booktitle =  {The 36th International Symposium on Computer Architecture},
 year = {2009}
}
@inproceedings{Lyn,
 author = {Lundqvist, Thomas and Stenstr\"{o}m, Per},
 title = {Timing Anomalies in Dynamically Scheduled Microprocessors},
 booktitle = {RTSS '99: Proceedings of the 20th IEEE Real-Time Systems Symposium},
 year = {1999},
 isbn = {0-7695-0475-2},
 pages = {12},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 }

@inproceedings{Ros,
 author = {Rosen, Jakob and Andrei, Alexandru and Eles, Petru and Peng, Zebo},
 title = {Bus Access Optimization for Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip},
 booktitle = {RTSS '07: Proceedings of the 28th IEEE International Real-Time Systems Symposium},
 year = {2007},
 isbn = {0-7695-3062-1},
 pages = {49--60},
 doi = {http://dx.doi.org/10.1109/RTSS.2007.13},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 }

@inproceedings{Soc,
 author = {Steffens, Liesbeth and Agarwal, Manvi and Wolf, Pieter van der},
 title = {Real-Time Analysis for Memory Access in Media Processing SoCs: A Practical Approach},
 booktitle = {ECRTS '08: Proceedings of the 2008 Euromicro Conference on Real-Time Systems},
 year = {2008},
 isbn = {978-0-7695-3298-1},
 pages = {255--265},
 doi = {http://dx.doi.org/10.1109/ECRTS.2008.36},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 }

@inproceedings{Hws,
 author = {Paolieri, Marco and Qui\,
{n}ones, Eduardo and Cazorla, Francisco J. and Bernat, Guillem and Valero, Mateo},
 title = {Hardware support for WCET analysis of hard real-time multicore systems},
 booktitle = {ISCA '09: Proceedings of the 36th annual international symposium on Computer architecture},
 year = {2009},
 isbn = {978-1-60558-526-0},
 pages = {57--68},
 location = {Austin, TX, USA},
 doi = {http://doi.acm.org/10.1145/1555754.1555764},
 publisher = {ACM},
 address = {New York, NY, USA},
 }

@inproceedings{Fed,
 author = {Fedorova, Alexandra and Seltzer, Margo and Smith, Michael D.},
 title = {Improving Performance Isolation on Chip Multiprocessors via an Operating System Scheduler},
 booktitle = {PACT '07: Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques},
 year = {2007},
 isbn = {0-7695-2944-5},
 pages = {25--38},
 doi = {http://dx.doi.org/10.1109/PACT.2007.40},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 }

@inproceedings{Lin,
    author = {Jiang Lin and Qingda Lu and Xiaoning Ding and Zhao Zhang and Xiaodong Zhang and P. Sadayappan},
    title = {Gaining Insights into Multicore Cache Partitioning: Bridging the Gap between Simulation and Real Systems},
    booktitle = {INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE},
    year = {2008},
    pages = {367--378},
    publisher = {}
}

@inproceedings{Frank,
 author = {Sarkar, Abhik and Mueller, Frank and Ramaprasad, Harini and Mohan, Sibin},
 title = {Push-assisted migration of real-time tasks in multi-core processors},
 booktitle = {LCTES '09: Proceedings of the 2009 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems},
 year = {2009},
 isbn = {978-1-60558-356-3},
 pages = {80--89},
 location = {Dublin, Ireland},
 doi = {http://doi.acm.org/10.1145/1542452.1542464},
 publisher = {ACM},
 address = {New York, NY, USA},
 }

@inproceedings{Pelli,
 author = {Pellizzoni, Rodolfo and Bui, Bach D. and Caccamo, Marco and Sha, Lui},
 title = {Coscheduling of {CPU} and {I/O} Transactions in {COTS}-Based Embedded Systems},
 booktitle = {Proceedings of the Real-Time Systems Symposium},
 year = {2008},
 pages = {221--231},
 }

@inproceedings{Schra2011,
 author = {Schranzhofer~{\it{et al.}}, Andreas},
 title = {Timing Analysis for Resource Access Interference on Adaptive Resource Arbiters},
 booktitle = {Proc. RTAS},
 year = {2011}
}

@inproceedings{Schra2010,
 author = {Schranzhofer~{\it{et al.}}, Andreas},
 title = {Timing Analysis for {TDMA} Arbitration in Resource Sharing Systems},
 booktitle = {Proc. RTAS},
 year = {2010},
 OPTpages = {215--224},
}
 
@inProceedings{Kirner,
  author =       {Raimund Kirner and Peter Puschner},
  title =        {Obstacles in Worst-Cases Execution Time Analysis},
  booktitle =    {Proc. 11th IEEE International Symposium on Object-oriented
                  Real-time distributed Computing},
  year =         {2008},
  address =      {Orlando, Florida},
  month =        {May},
  optpages =     {}
}

@inproceedings{Calan,
  author    = {John M. Calandrino and
               James H. Anderson},
  title     = {Cache-Aware Real-Time Scheduling on Multicore Platforms:
               Heuristics and a Case Study},
  booktitle = {ECRTS},
  year      = {2008},
  pages     = {299-308},
  ee        = {http://dx.doi.org/10.1109/ECRTS.2008.10},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@inproceedings{Ernst,
 author = {Schliecker~{\it{et al.}}, Simon},
 title = {Bounding the shared resource load for the performance analysis of multiprocessor systems},
 booktitle = {Proc. DATE},
 year = {2010},
 OPTpages = {759--764},
} 

@inproceedings{Jian,
 author = {Pellizzoni~{\it{et al.}}, Rodolfo},
 title = {Worst case delay analysis for memory interference in multicore systems},
 booktitle = {Proc. DATE},
 year = {2010},
 OPTpages = {741--746},
} 

@article{Sprunt,
 author = {Sprunt, Brinkley},
 title = {The Basics of Performance-Monitoring Hardware},
 journal = {IEEE Micro},
 volume = {22},
 issue = {4},
 year = {2002},
 OPTpages = {64--71},
} 


@inproceedings{Huang,
  author    = {Tai-Yi Huang and
               Jane W.-S. Liu and
               David Hull},
  title     = {A Method for Bounding the Effect of {DMA I/O} Interference
               on Program Execution Time},
  booktitle = {IEEE Real-Time Systems Symposium},
  year      = {1996},
  pages     = {275},
  
}
@article{Marsan,
 author = {Marsan, M. A. and Balbo, G. and Conte, G. and Gregoretti, F.},
 title = {Modeling Bus Contention and Memory Interference in a Multiprocessor System},
 journal = {IEEE Transactions on Computers},
 volume = {32},
 number = {1},
 year = {1983},
 pages = {60--72},
 }
 
@article{Wilhelm,
 author = {Wilhelm, Reinhard and Grund, Daniel and Reineke, Jan and Schlickling, Marc and Pister, Markus and Ferdinand, Christian},
 title = {Memory hierarchies, pipelines, and buses for future architectures in time-critical embedded systems},
 journal = {Trans. Comp.-Aided Des. Integ. Cir. Sys.},
 volume = {28},
 number = {7},
 year = {2009},
 issn = {0278-0070},
 pages = {966--978},
 doi = {http://dx.doi.org/10.1109/TCAD.2009.2013287},
 publisher = {IEEE Press},
 address = {Piscataway, NJ, USA},
 }

@inproceedings{Baker,
 author = {Baker, Thomas G.},
 title = {Lessons Learned Integrating {COTS} into Systems},
 booktitle = {ICCBSS '02: Proceedings of the First International Conference on COTS-Based Software Systems},
 year = {2002},
 isbn = {3-540-43100-4},
 pages = {21--30},
 publisher = {Springer-Verlag},
 address = {London, UK},
 }

@article{Cister, 
author	= {Bj\"{o}rn~Andersson and Arvind~Easwaran and Jinkyu~Lee}, 
title	= {Finding an Upper Bound on the Increase in Execution Time Due to Contention on the Memory Bus in COTS-Based Multicore Systems}, 
journal	= {ACM Sigbed Review}, 
year	= {2010}, 
volume	= {7}, 
number	= {1}, 
} 

@inproceedings{bypass,
 author = {Hardy, Damien and Piquet, Thomas and Puaut, Isabelle},
 title = {Using Bypass to Tighten {WCET} Estimates for Multi-Core Processors with Shared Instruction Caches},
 booktitle = {Proceedings of the 2009 30th IEEE Real-Time Systems Symposium},
 year = {2009},
 pages = {68--77},
} 

@article{misratesFed,
 author = {Zhuravlev, Sergey and Blagodurov, Sergey and Fedorova, Alexandra},
 title = {Addressing shared resource contention in multicore processors via scheduling},
 journal = {SIGPLAN Not.},
 volume = {45},
 number = {3},
 year = {2010},
 issn = {0362-1340},
 pages = {129--142},
 doi = {http://doi.acm.org/10.1145/1735971.1736036},
 publisher = {ACM},
 address = {New York, NY, USA},
 }

@inproceedings{MiBench,
 author = {Guthaus, M. R. and Ringenberg, J. S. and Ernst, D. and Austin, T. M. and Mudge, T. and Brown, R. B.},
 title = {MiBench: A free, commercially representative embedded benchmark suite},
 booktitle = {Proceedings of the Workload Characterization},
 year = {2001},
 pages = {3--14},
} 
 
 @article{wcet-summary,
 author = {Wilhelm~{\it{et al.}}, R},
 title = {The worst-case execution-time problem -- overview of methods and survey of tools},
 journal = {ACM Trans. Embed. Comput. Syst.},
 volume = {7},
 issue = {3},
 year = {2008},
 OPTpages = {36:1--36:53},
} 

@inproceedings{IPET,
 author = {Li, Yau-Tsun Steven and Malik, Sharad},
 title = {Performance analysis of embedded software using implicit path enumeration},
 booktitle = {DAC '95: Proceedings of the 32nd annual ACM/IEEE Design Automation Conference},
 year = {1995},
 isbn = {0-89791-725-1},
 pages = {456--461},
 location = {San Francisco, California, United States},
 doi = {http://doi.acm.org/10.1145/217474.217570},
 publisher = {ACM},
 address = {New York, NY, USA},
 }

@inproceedings{Kumar2,
 author = {Kumar, Rakesh and Zyuban, Victor and Tullsen, Dean M.},
 title = {Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads and Scaling},
 booktitle = {Proceedings of the 32nd annual international symposium on Computer Architecture},
 year = {2005},
 pages = {408--419},
} 

@article{Kumar,
 author = {Kumar, Rakesh and Zyuban, Victor and Tullsen, Dean M.},
 title = {Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads and Scaling},
 journal = {SIGARCH Computer Architecture News},
 volume = {33},
 issue = {2},
 year = {2005},
 pages = {408--419},
} 


@inproceedings{pgcolor,
 author = {Taylor, George and Davies, Peter and Farmwald, Michael},
 title = {The TLB slice---a low-cost high-speed address translation mechanism},
 booktitle = {ISCA '90: Proceedings of the 17th annual international symposium on Computer Architecture},
 year = {1990},
 isbn = {0-89791-366-3},
 pages = {355--363},
 location = {Seattle, Washington, United States},
 doi = {http://doi.acm.org/10.1145/325164.325161},
 publisher = {ACM},
 address = {New York, NY, USA},
 }

@inproceedings{Schraz2011,
 author = {Andreas Schranzhofer and Rodolfo Pellizzoni and Jian-Jia Chen and Lothar Thiele and Marco Caccamo},
 title = {Timing Analysis for Resource Access Interference on Adaptive Resource Arbiters},
 address = {Chicago, IL},
 booktitle = {Real-Time and Embedded Technology and Applications Symposium},
 publisher = {IEEE},
 year = {2011},
}

@inproceedings{Wang2,
 author = {Yi, Wang},
 title = {Multicore embedded systems: the timing problem and possible solutions},
 booktitle = {Proceedings of the 12th international conference on Formal engineering methods and software engineering},
 year = {2010},
 pages = {22--23},
} 

@MANUAL{IntelVol3b,
 title = {Intel 64 and {IA-32 Architecture Software Developers Manual Volume 3B: System Programming Guide}, {Part} 2},
 organization = {Intel Corp.},
 pages = {279--333},
 }

@MANUAL{IntelVol3A,
 title = {Intel� 64 and {IA-32 Architecture Software Developers Manual Volume 3A: System Programming Guide}, {Part} 2},
 organization = {Intel Corp.},
 pages = {533--534},
 }
@MANUAL{VxWorks,
author = {VxWorks},
 title = {{Applications Programmers Guide}, 6.8},
 }
@article{FSBspec,
 title = {{Intel 4 Series Chipset Family Datasheet}, {For the Intel 82Q45, 82Q43, 82B43, 82G45, 82G43, 82G41 Graphics and
Memory Controller Hub (GMCH) and the Intel� 82P45, 82P43 Memory
Controller Hub (MCH)}},
 organization = {Intel Corp.},
 year = {2010},
 }

@inproceedings{Chatto,
 author = {Chattopadhyay~{\it{et al.}}, Sudipta},
 title = {Modeling shared cache and bus in multi-cores for timing analysis},
 booktitle = {Proc. SCOPES},
 year = {2010},
 OPTpages = {6:1--6:10},
} 

@article{steve,
 title = {{Patent titled: Apparatus for Memory Resource Arbitration based on Dedicated Time Slot Allocation, Patent Number: 6363461}},
 author = {Pawlowski,Stephen and Baxter, Brent},
 url = {http://www.freepatentsonline.com/6363461.html},
 organization = {Intel Corporation,Santa Clara (US)},
 }
@misc{itanium,
 title = {{Dual-Core Intel Itanium 2 Processor 9000 Series}},
 url = {ftp://download.intel.com/design/Itanium2/datashts/31405401.pdf},
 organization = {Intel Corporation,Santa Clara (US)},
 year = {2006},
 pages = {95--96},
 }
@article{jacob,
 title = {{Memory Systems Cache, DRAM, Disk}},
 author = {Jacob,Bruce and Spencer,NG  and Wang, David},
 publisher = {Morgan Kaufmann},
 year = {2008},
 pages = {497--520},
}

@misc{shanley,
 title = {{Pentium Pro and Pentium II System Architecture }},
 author = {Shanley, Tom},
 publisher = {Addison Wesley},
 year = {1998},
 pages = {221--230},
}

@ARTICLE{Radha,
author={Radhakrishnan, S. and Chinthamani, S. and Kai Cheng},
journal={Micro, IEEE}, 
title={{The Blackford Northbridge Chipset for the Intel 5000}},
year={2007},
month=march-april ,
volume={27},
number={2},
pages={22 -33},
keywords={BNB chipset;Blackford northbridge chipset;I/O interfaces;Intel 5000 shared-memory symmetric dual-processor system;Intel Core 2 quad-core processors;microprocessor chips;peripheral interfaces;shared memory systems;},
doi={10.1109/MM.2007.44},
ISSN={0272-1732},} 


@INPROCEEDINGS{Nuno,
author={Pereira, N. and Tovar, E. and Andersson, B.},
booktitle={Embedded and Real-Time Computing Systems and Applications, 2007. RTCSA 2007. 13th IEEE International Conference on}, title={Exact Analysis of TDMA with Slot Skipping},
year={2007},
month=aug.,
volume={},
number={},
pages={63 -72},
keywords={TDMA-SS;queuing times;slot skipping;time division multiple access;computer networks;queueing theory;time division multiple access;},
doi={10.1109/RTCSA.2007.38},
ISSN={1533-2306},}


@inproceedings{DRAM,
 author = {Bhat, Balasubramanya and Mueller, Frank},
 title = {Making DRAM Refresh Predictable},
 booktitle = {Proceedings of the 2010 22nd Euromicro Conference on Real-Time Systems},
 year = {2010},
 isbn = {978-0-7695-4111-2},
 pages = {145--154},
 numpages = {10},
 acmid = {1845975},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 keywords = {Real-Time Systems, DRAM, Worst-Case Execution Time, Timing Analysis, DRAM Refresh, Timing Predictability},
} 

@inproceedings{Benny,
 author = {Akesson, Benny and Goossens, Kees and Ringhofer, Markus},
 title = {Predator: a predictable SDRAM memory controller},
 booktitle = {Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis},
 year = {2007},
 isbn = {978-1-59593-824-4},
 pages = {251--256},
 numpages = {6},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {SDRAM, memory controller, predictability, system-on-chip},
} 


@article{Rixner,
 author = {Rixner, Scott and Dally, William J. and Kapasi, Ujval J. and Mattson, Peter and Owens, John D.},
 title = {Memory access scheduling},
 journal = {SIGARCH Comput. Archit. News},
 volume = {28},
 issue = {2},
 month = {May},
 year = {2000},
 issn = {0163-5964},
 pages = {128--138},
 numpages = {11},
 acmid = {339668},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@ARTICLE{Paol,
author={Paolieri~{\it{et al.}}, M.},
journal={Embedded Systems Letters, IEEE},
title={An Analyzable Memory Controller for Hard Real-Time CMPs},
year={2009},
OPTmonth=dec. ,
volume={1},
number={4},
OPTpages={86 -90},
doi={10.1109/LES.2010.2041634},
ISSN={1943-0663},}

@ARTICLE{JPandya86,
author = {Joseph, M. and Pandya, P.}, 
title = {Finding Response Times in a Real-Time System}, 
volume = {29}, 
number = {5}, 
pages = {390--395}, 
year = {1986}, 
journal = {The Computer Journal} 
}

@techreport{George,
    title = { {A} {F}ew {R}esults on {N}on-{P}reemptive {R}eal {T}ime {S}cheduling},
    author = {{G}eorges, {L}aurent and {M}{\"u}hlethaler, {P}aul and {R}ivierre, {N}icolas},
    type = {{R}esearch {R}eport},
    institution = {INRIA},
    year = {2000},
}

@article{Tindell94,
 author = {Tindell, K. and Burns, A. and Wellings, A. J.},
 title = {Analysis of hard real-time communications},
 journal = {Real-Time Systems},
 volume = {9},
 issue = {2},
 year = {1995},
 pages = {147--171},
} 

@ARTICLE{Audsley93, 
author={Audsley, N. and Burns, A. and Richardson, M. and Tindell, K. and Wellings, A.J.}, 
title={Applying new scheduling theory to static priority pre-emptive scheduling}, 
journal={Software Engineering Journal}, 
year={1993}, 
volume={8}, 
number={5}, 
pages={284--292}, 
}

@article{ErnstJournal,
 author = {Schliecker~{\it{et al.}}, Simon},
 title = {Real-time performance analysis of multiprocessor systems with shared memory},
 journal = {ACM Trans. Embed. Comput. Syst.},
 volume = {10},
 issue = {2},
 year = {2011},
 OPTpages = {22:1--22:27},
} 

@inproceedings{Wang,
 author = {Lv, Mingsong and Yi, Wang and Guan, Nan and Yu, Ge},
 title = {Combining Abstract Interpretation with Model Checking for Timing Analysis of Multicore Software},
 booktitle = {Proceedings of the 2010 31st IEEE Real-Time Systems Symposium},
 series = {RTSS '10},
 year = {2010},
 pages = {339--349},
} 

@INPROCEEDINGS{Icess11,
author={Dasari~{\it{et al.}}, Dakshina},
booktitle={Proc. ICESS},
title={Response Time Analysis of {COTS}-Based Multicores Considering the Contention on the Shared Memory Bus},
year=2011,
OPTpages={1068 -1075},
}

@article{Goossens97,
   author = {Goossens, J. and Devillers, R.},
   title = {The Non-Optimality of the Monotonic Priority Assignments for Hard Real-Time Offset Free Systems},
   journal = {Real-Time Systems},
   pages = {107--126},
   volume = {13},
   year = {1997}
}

@inproceedings{Yan,
 author = {Yan, Jun and Zhang, Wei},
 title = {{WCET} Analysis for Multi-Core Processors with Shared {L2} Instruction Caches},
 booktitle = {RTAS '08: Proceedings of the 2008 IEEE Real-Time and Embedded Technology and Applications Symposium},
 year = {2008},
 pages = {80--89},
 }

@inproceedings{Mitra,
 author = {Suhendra, Vivy and Mitra, Tulika},
 title = {Exploring locking \& partitioning for predictable shared caches on multi-cores},
 booktitle = {DAC '08: Proceedings of the 45th annual Design Automation Conference},
 year = {2008},
 pages = {300--303},
 }

@inproceedings{Guan,
 author = {Guan, Nan and Stigge, Martin and Yi, Wang and Yu, Ge},
 title = {Cache-aware scheduling and analysis for multicores},
 booktitle = {EMSOFT '09: Proceedings of the 7th ACM international conference on Embedded software},
 year = {2009},
 pages = {245--254},
 }

@inproceedings{Soc,
 author = {Steffens, Liesbeth and Agarwal, Manvi and Wolf, Pieter van der},
 title = {Real-Time Analysis for Memory Access in Media Processing SoCs: A Practical Approach},
 booktitle = {ECRTS '08: Proceedings of the 2008 Euromicro Conference on Real-Time Systems},
 year = {2008},
 pages = {255--265},
 }

@inproceedings{Cho:2007,
 author = {Cho, Sangyeun and Jin, Lei and Lee, Kiyeon},
 title = {Achieving Predictable Performance with On-Chip Shared L2 Caches for Manycore-Based Real-Time Systems},
 booktitle = {Proceedings of the 13th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications},
 year = {2007},
 pages = {3--11},
} 

@misc{LESAGE:2012,
    hal_id = {hal-00661687},
    url = {http://hal.inria.fr/hal-00661687},
    title = {{PRETI: Partitioned REal-TIme shared cache for mixed-criticality real-time systems.}},
    author = {Lesage, Benjamin and Puaut, Isabelle and Seznec, Andr{\'e}},
}
@inproceedings{Timon,
 author = {Kelter~{\it{et al.}}, Timon},
 title = {{Bus-Aware Multicore WCET Analysis through TDMA Offset Bounds}},
 booktitle = {Proc. ECRTS},
 OPTpages={3 -12},
 year = {2011},
}

@manual{IEC61508,
title = {Functional safety of electrical/electronic/programmable electronic safety-related systems},
author = {{IEC 61508}},
year = {2010},
}

@manual{ISO26262-1,
title = {Road vehicles -- Functional safety -- Part 1: Vocabulary},
author = {ISO26262-1},
edition = {1},
year = {2011},
}

@manual{ISO26262-4,
title = {Road vehicles -- Functional safety -- Part 4: Product development at the system level},
author = {ISO26262-4},
edition = {1},
year = {2011},
}
@book{Cormen,
author="Thomas H. Cormen and Charles E. Leiserson and Ronald L. Rivest and Clifford Stein",
title="{I}ntroduction to {A}lgorithms, 2nd {E}d.",
publisher="{McG}raw-{H}ill",
year=2001
}
@article{tilera,
author = {David Wentzlaff and Patrick Griffin and Henry Hoffmann and Liewei Bao and Bruce Edwards and Carl Ramey and Matthew Mattina and Chyi-Chang Miao and John F. Brown III and Anant Agarwal},
title = {On-Chip Interconnection Architecture of the Tile Processor},
journal ={IEEE Micro},
volume = {27},
year = {2007},
pages = {15-31},
}
@ARTICLE{Benini,
author={Benini, L. and De Micheli, G.},
journal={Computer}, title={Networks on chips: a new SoC paradigm},
year={2002},
month={jan},
volume={35},
pages={70 -78},
}


@INPROCEEDINGS{Icess12,
author={Dasari~{\it{et al.}}, D.},
booktitle={Proc. ICESS}, 
title={An Analysis of the Impact of Bus Contention on the WCET in Multicores},
year={2012},
OPTmonth={june},
OPTpages={1450 -1457},
ISSN={},}


@INPROCEEDINGS{miao,
author={Zhou~{\it{et al.}}, Miao},
booktitle={Proc. TrustCom},
title={Real-Time Scheduling for Phase Change Main Memory Systems},
year={2011},
OPTmonth={nov.},
volume={},
number={},
OPTpages={991 -998},
OPTdoi={10.1109/TrustCom.2011.136},
ISSN={},}




@Manual{MPC8641,
  title =	 {MPC8641 and MPC8641D Integrated Host Processor
                  Hardware Specifications},
  key = 	 {Freescale},
  author =	 {{Freescale Semiconductor}},
  month =	 jul,
  year =	 2009,
  note =	 {Rev. 2}
}

@article{austin2002simplescalar,
  title={{SimpleScalar: An infrastructure for computer system modeling}},
  author={Austin~{\it{et al.}}, T.},
  journal={Computer},
  volume={35},
  number={2},
  OPTpages={59--67},
  year={2002},
  OPTpublisher={IEEE}
}

@inproceedings{lee1997mediabench,
  title={MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems},
  author={Lee, C. and Potkonjak, M. and Mangione-Smith, W.H.},
  booktitle={Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture},
  booktitle={Proc. ACM/IEEE international symposium on Microarchitecture},
  pages={330--335},
  year={1997},
  OPTorganization={IEEE Computer Society}
}



@INPROCEEDINGS{shahDate11,
author={Shah, H. and Raabe, A. and Knoll, A.},
booktitle={Design, Automation Test in Europe Conference Exhibition (DATE), 2011}, title={Priority division: A high-speed shared-memory bus arbitration with bounded latency},
year={2011},
month={march},
volume={},
number={},
pages={1 -4},
ISSN={1530-1591},}


@inproceedings{chstone,
  author    = {Yuko Hara and
               Hiroyuki Tomiyama and
               Shinya Honda and
               Hiroaki Takada and
               Katsuya Ishii},
  title     = {CHStone: A benchmark program suite for practical C-based
               high-level synthesis},
  booktitle = {ISCAS},
  year      = {2008},
%  pages     = {1192-1195},
  ee        = {http://dx.doi.org/10.1109/ISCAS.2008.4541637},
  crossref  = {DBLP:conf/iscas/2008},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}
@manual{IEC61508,
title = {Functional safety of electrical/electronic/programmable electronic safety-related systems},
author = {{IEC 61508}},
year = {2010},
}

@manual{ISO26262-1,
title = {Road vehicles -- Functional safety -- Part 1: Vocabulary},
author = {ISO26262-1},
edition = {1},
year = {2011},
}

@manual{ISO26262-4,
title = {Road vehicles -- Functional safety -- Part 4: Product development at the system level},
author = {ISO26262-4},
edition = {1},
year = {2011},
}

@conference{Dasari13SIES,
author={Dasari~{\it{et al.}}, Dakshina}, 
booktitle={Proc. SIES}, 
title={Identifying the Sources of Unpredictability in COTS-based Multicore systems}, 
OPTmonth=jun, 
year={2013} 
}

@InProceedings{Akesson09dsd,
  author =       {Akesson~{\it{et al.}}, Benny},
  title =        {Composable Resource Sharing Based on Latency-Rate Servers},
  booktitle =    {Proc. DSD},
  OPTmonth =        aug,
  OPTpages =       {547--555},
  year =         {2009},
  OPTorganization = {IEEE}
}

@inproceedings{Akesson11DATE,
  title={Architectures and modeling of predictable memory controllers for improved system integration},
  author={Akesson~{\it{et al.}}, Benny},
  booktitle={Proc. DATE},
  OPTpages={1--6},
  year={2011},
  OPTorganization={IEEE}
}

@inproceedings{Reineke11,
  title={PRET DRAM controller: Bank privatization for predictability and temporal isolation},
  author={Reineke~{\it{et al.}}, Jan},
  booktitle={Proc. CODES+ISSS},
  OPTpages={99--108},
  year={2011},
  OPTorganization={ACM}
}

@InProceedings{Bayliss09,
  author = 	 {Bayliss~{\it{et al.}}, S.},
  title = 	 {{Methodology for designing statically scheduled application-specific SDRAM controllers using constrained local search}},
  booktitle = {Proc. FPL},
  OPTpages = 	 {304 -307},
  year = 	 {2009},
  OPTmonth = 	 dec,
  OPTnote = 	 {}
}

@INPROCEEDINGS{Shah12DATE, 
author={Shah~{\it{et al.}}, H.}, 
booktitle={Proc. DATE}, 
title={Bounding WCET of applications using SDRAM with Priority Based Budget Scheduling in MPSoCs}, 
year={2012}, 
OPTpages={665-670}, 
OPTdoi={10.1109/DATE.2012.6176554}, 
ISSN={1530-1591},}

@inproceedings{behnam2012memory,
  title={Multi-core Composability in the Face of Memory-bus Contention},
  author={Behnam~{\it{et al.}}, Moris},
  booktitle={Proc. CRTS},
  year={2012}
}

@INPROCEEDINGS{yun12memory, 
author={Yun~{\it{et al.}}, Heechul}, 
booktitle={Proc. ECRTS}, 
title={Memory Access Control in Multiprocessor for Real-Time Systems with Mixed Criticality}, 
year={2012}, 
OPTpages={299-308}
}

@InProceedings{wu2013worst,
  author = 	 {Wu~{\it{et al.}}, Zheng Pei},
  title = 	 {Worst Case Analysis of DRAM Latency in Multi-Requestor Systems},
  booktitle = {Proc. RTSS},
  year = 	 2013}

@Manual{DDR3SPECf,
  title =        {{DDR3} {SDRAM} Specification},
  organization = {JEDEC Solid State Technology Association},
  OPTaddress =      {JEDEC Solid State Technology Association 2004,
                  2500 Wilson Boulevard,
                  Arlington, VA 22201-3834},
  edition =      {{JESD79-3F}},
  year =         2012
}

@InProceedings{WCET2010,
author = {Gustafsson~{\it{et al.}}, Jan},
title = {The {M{\"a}lardalen} {WCET} Benchmarks -- Past, Present and Future},
booktitle = {Proc. WCET},
OPTcrossref = {},
OPTkey = {},
OPTpages = {137--147},
year = {2010},
OPTeditor = {Bj{\"o}rn Lisper},
OPTvolume = {},
OPTnumber = {},
OPTseries = {},
OPTaddress = {Brussels, Belgium},
OPTmonth = jul,
OPTorganization = {},
OPTpublisher = {OCG},
OPTnote = {},
OPTannote = {}
}
@inproceedings{Kelter13,
  author    = {Timon Kelter and
               Tim Harde and
               Peter Marwedel and
               Heiko Falk},
  title     = {Evaluation of resource arbitration methods for multi-core
               real-time systems},
  booktitle = {WCET},
  year      = {2013},
  pages     = {1-10},
}


